

L Number	Hits	Search Text	DB	Time stamp
4	1789	711/144-145.ccls. or 711/159.ccls. or 711/133-134.ccls.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/02/07 17:06
5	504	712/200.ccls. or 712/204.ccls.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/02/07 17:10
6	1203	(prevent or disabl\$3) with invalidat\$4	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/02/07 17:14
7	2286	(711/144-145.ccls. or 711/159.ccls. or 711/133-134.ccls.) or (712/200.ccls. or 712/204.ccls.)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/02/07 17:12
8	83	((prevent or disabl\$3) with invalidat\$4) and ((711/144-145.ccls. or 711/159.ccls. or 711/133-134.ccls.) or (712/200.ccls. or 712/204.ccls.))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/02/07 17:12
9	81	((prevent or disabl\$3) with invalidat\$4) and ((711/144-145.ccls. or 711/159.ccls. or 711/133-134.ccls.) or (712/200.ccls. or 712/204.ccls.))) and (@ad<=20011024 or @rlad<=20011024)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/02/07 17:13
10	538	(prevent or disabl\$3) with (invalidat\$4 near (712/200.ccls. or 712/204.ccls.) cache) with instruction	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/02/07 17:15
11	18	((((prevent or disabl\$3) with invalidat\$4) and ((711/144-145.ccls. or 711/159.ccls. or 711/133-134.ccls.) or (712/200.ccls. or 712/204.ccls.))) and (@ad<=20011024 or @rlad<=20011024)) and ((prevent or disabl\$3) with (invalidat\$4 near (712/200.ccls. or 712/204.ccls.) cache) with instruction)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/02/07 17:15

L Number	Hits	Search Text	DB	Time stamp
263	324	vector\$1 same invalidat\$4	USPAT; US-PGPUB; EPO; JPO	2004/02/07 12:13
264	161	vector\$1 same invalidat\$4 and (711/\$.ccls. or 712/\$.ccls.)	USPAT; US-PGPUB; EPO; JPO	2004/02/07 12:14
265	148	((prevent\$4 or disabl\$4) near2 invalidat\$4) and (711/\$.ccls. or 712/\$.ccls.)	USPAT; US-PGPUB; EPO; JPO	2004/02/07 12:14
266	156	(vector\$1 same invalidat\$4 and (711/\$.ccls. or 712/\$.ccls.)) not (((prevent\$4 or disabl\$4) near2 invalidat\$4) and (711/\$.ccls. or 712/\$.ccls.))	USPAT; US-PGPUB; EPO; JPO	2004/02/07 12:14

[> home](#) [> about](#) [> feedback](#) [> login](#)

US Patent & Trademark Office

Try the *new* Portal design

Give us your opinion after using it.

Advanced Search

- ◆ Enter words or phrases separated by commas.
- ◆ All words include stemmed variations unless they are enclosed in "double quotes".
- ◆ Use only lower case, unless case sensitivity is required.
- ◆ All items entered will be used as the search criteria. (**AND**)

Desired Results:

must have **all** of the words or phrasesmust have **any** of the words or phrasesmust have **none** of the words or phrases

Name or Affiliation:

Authored by: ☒ any ☐ all ☐ noneEdited by: ☒ any ☐ all ☐ noneReviewed by: ☒ any ☐ all ☐ none

Only search in:

☐ Title ☐ Abstract ☐ Review

*Searches will be performed on all available information, including full text where available, unless specified above.

ISBN / ISSN: ☒ Exact ☐ ExpandDOI: ☒ Exact ☐ Expand

Published:

By: ☒ any ☐ all ☐ noneIn: ☒ any ☐ all ☐ none

Since:

Month Year

Before:

Month Year As:

Conference Proceeding:

Sponsored By:

Conference Location:

Conference Date:

 mm-dd-yyyy



[> home](#) [> about](#) [> feedback](#) [> login](#)

US Patent & Trademark Office



Try the *new* Portal design

Give us your opinion after using it.

Search Results

Search Results for: **[cray and (invalid* <paragraph> cache) and vector]**
Found **64** of **126,861** searched.

Search within Results



[> Advanced Search](#)

[> Search Help/Tips](#)

Sort by: **Title** **Publication** **Publication Date** **Score**



Binder

Results **1 - 20** of **64** short listing

◀
Prev
Page

1

2

3

4

▶
Next
Page

- 1** A comparison of parallel programming paradigms and data distributions 96%
for a limited area numerical weather forecast routine
Robert van Engelen , Lex Wolters
Proceedings of the 9th international conference on Supercomputing July 1995

- 2** Performance of the CRAY T3E multiprocessor 95%
Ed Anderson , Jeff Brooks , Charles Grassl , Steve Scott
Proceedings of the 1997 ACM/IEEE conference on Supercomputing (CDROM)
November 1997

The CRAY T3E is a scalable shared-memory multiprocessor based on the DEC Alpha 21164 microprocessor. The system includes a number of novel architectural features designed to tolerate latency, enhance scalability, and deliver high performance on scientific and engineering codes. Included among these are **stream buffers**, which detect and prefetch down small-stride reference streams, **E-registers**, which provide latency hiding and non-unit-stride access capabilities, barrier and fetch_an ...

- 3** Compiler transformations for high-performance computing 94%
David F. Bacon , Susan L. Graham , Oliver J. Sharp
ACM Computing Surveys (CSUR) December 1994
Volume 26 Issue 4

In the last three decades a large number of compiler transformations for optimizing programs have been implemented. Most optimizations for uniprocessors reduce the number of instructions executed by the program using transformations based on the analysis of scalar quantities and data-flow techniques. In contrast, optimizations for high-performance superscalar, vector, and parallel processors maximize parallelism and memory locality with transformations that rely on tracking the properties o ...


[Advanced Search](#)
[Preferences](#)
[Language Tools](#)
[Search Tips](#)

[Web](#) · [Images](#) · [Groups](#) · [Directory](#) · [News](#)

Searched the web for **cray vector invalidate disable**. Results **1 - 10** of about **151**. Search took **0.24** seconds.

[PDF] [Performance Tuning for Vector Architectures](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... The SV1 • The first generation of **Cray's** new Scalable **Vector** architecture •

A hybrid design, combining the traditional **Cray vector** architecture with a ...

oscinfo.osc.edu/training/perftunvec/ VectorTuning-Cray.pdf - [Similar pages](#)

[PDF] [The Benchmarker's Guide for CRAY SV1 Systems](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... set when it is necessary to **invalidate** cache. ... 5 of 39 "cpu" command to **disable**

instruction buffer ... On non-cached **Cray vector** systems, performance on **vector** ...

www.cray.com/products/systems/sv1/sv1_bmguide.pdf - [Similar pages](#)

[PDF] [Parallel Processors](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... can't do this for a **vector** processor ... Challenge shared memory bus <= 32 1 **Cray T3D**

shared ... cache • two kinds of protocols • **invalidate** protocol: **invalidate** ...

www.cis.upenn.edu/~amir/cis501-01/lecture_notes/ ch8-multiprocessor.pdf - [Similar pages](#)

[PDF] [Microsoft PowerPoint - 06DirectoryCoherence.ppt](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... Machines • Scalable machines, like **CRAY T3E**, **disable** ... 2. Home clears presence **vector**,

presence[requestor ... The number of transactions to **invalidate** sharers is ...

www.bode.cs.tum.edu/~gerndt/home/Teaching/ WS2003/SCSMs/Slides/slides6.pdf - [Similar pages](#)

[PDF] [Addressing Modes](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... Process Control Block), Interrupt **vector** register — Stack ... duration —Conditional

branch instruction — **Invalidate** several instruction ... Used in CDC and **CRAY-1** ...

www.cs.siu.edu/~rahimi/cs401/slides/sh-chap12.pdf - [Similar pages](#)

[PS] [Appears in: "ASPLOS VI," Oct. 1994.](#)

File Format: Adobe PostScript - [View as Text](#)

... The applications run under the full-map, write-**invalidate** Stache coherence protocol

with 32 ... (We currently do not support the CM-5 **vector** units.). ... **CRAY T3D**: A New. ...

www.ece.cmu.edu/~babak/papers/asplos-vi.ps - [Similar pages](#)

[Citations: Hiding Shared Memory Reference Latency on the Galactica ...](#)

... 1 Except in the case of the **Cray**, which does ... operations over large aggregate data

structures such as **vectors**. ... Munin, DASH uses a write **invalidate** protocol for ...

citeseer.nj.nec.com/context/37414/0 - 41k - [Cached](#) - [Similar pages](#)

[PIPS: a Workbench for Building Interprocedural Parallelizers ...](#)

... to take into account the **Cray** specificities, the ... dependence rules would suggest

to **invalidate** the resource ... C library that handles **vectors**, matrices, linear ...

www.cri.enscm.fr/~pips/Papers/pipsSC96/pipsSC96.html - 82k - [Cached](#) - [Similar pages](#)

[PDF] [System Programmer Reference](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)